Error generated when Cache block has invalid miss memory name

The cache block has a parameter called Miss_Memeory_Name. This name specifies the memory to look at when cache miss occurs. If this memory can not be accessed then the following error will be generated.

"VisualSim.kernel.util.IllegalActionException: sendToDestination Problem.

Cannot find Source (Port_Name_2) to Destination (SDRAM)

in .Cache_Invalid_Miss_Memory_Name.Linear_Controller

at VisualSim.actor.lib.bus.Linear_Controller.sendToDestination(Unknown Source)

at VisualSim.actor.lib.bus.Linear_Controller.postfire(Unknown Source)

at VisualSim.simulators.de.kernel.DEDirector.fireVisualSim(Unknown Source)

at VisualSim.simulators.de.kernel.DEDirector.fire(Unknown Source)

at VisualSim.actor.CompositeActor.fire(Unknown Source)

at VisualSim.actor.Manager.iterate(Unknown Source)

at VisualSim.actor.Manager.execute(Unknown Source)

at VisualSim.actor.Manager.run(Unknown Source)

at java.lang.Thread.run(Thread.java:745)

at VisualSim.kernel.util.VisualSimThread.run(Unknown Source) "

Solution: Make sure the Miss_Memory_Name is valid and accessible.

Related Articles
Error generated when an invalid number of cache units defined in the Processor block.
the value entered for the parameter Cache_Execution_Units must match with the number of Cache execution units declared. E.g. If there are 3 cache execution units, whereas the value for the parameter Cache_Execution_Units must be set to 2 If the ...
Invalid reference database name provided in Dynamic Mapper block.
If database block linked to Dynamic Mapper block is invalid, then the following error will be generated. "VisualSim.kernel.util.IllegalActionException: Problem Reading Database from Memory. Memory Name: SchedulerList1 in ...
Error generated when BusInterace block has invalid bus name.
Bus_Name parameter used to define the name of the bus that the Bus port is linked to. If the BusInterface Bus_Name parameter is given an invalid name or the name of the bus is given such that if it can't be accessed, then the following error will be ...
Error generated when the ArchitectureSetup block name is missing in the Memory controller block.
Architecture name of the Cycle accurate DRAM block must be the name of the ArchitectureSetup. If invalid name provided or Architecture Setup not existed, then the following error will be generated. "VisualSim.kernel.util.IllegalActionException: ...
Error generated when Routing table conflict occurs in ArchitectureSetup block [Not related to Networking routing]
Architecture block handles the datastructure mapping and the routing; routing is done by sending and receiving the hello messages between each and every architecture blocks. If a custom device is interfaced, it must be connected via DeviceInterface ...

Error generated when Cache block has invalid miss memory name

Error generated when Cache block has invalid miss memory name

Related Articles

Error generated when an invalid number of cache units defined in the Processor block.

Invalid reference database name provided in Dynamic Mapper block.

Error generated when BusInterace block has invalid bus name.

Error generated when the ArchitectureSetup block name is missing in the Memory controller block.

Error generated when Routing table conflict occurs in ArchitectureSetup block [Not related to Networking routing]